Skip to content

[fpga] Add debug JTAG access through PMOD#669

Open
raylau1 wants to merge 4 commits into
lowRISC:mainfrom
raylau1:jtag_pmod
Open

[fpga] Add debug JTAG access through PMOD#669
raylau1 wants to merge 4 commits into
lowRISC:mainfrom
raylau1:jtag_pmod

Conversation

@raylau1

@raylau1 raylau1 commented Jul 13, 2026

Copy link
Copy Markdown
Contributor

This PR connects the debug module JTAG to PMOD JD on FPGA. A debug test script is also included for automated testing in CI.

Closes #622.

@raylau1 raylau1 self-assigned this Jul 13, 2026
@raylau1 raylau1 marked this pull request as ready for review July 13, 2026 14:08
@raylau1 raylau1 requested a review from marnovandermaas July 13, 2026 14:17

@marnovandermaas marnovandermaas left a comment

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is amazing! Just to confirm, if you leave the PMOD unconnected everything still operates as expected right? Once you confirm that I'm happy for you to merge this pull request.

Comment thread hw/top_chip/data/pins_genesys2.xdc Outdated
@raylau1

raylau1 commented Jul 14, 2026

Copy link
Copy Markdown
Contributor Author

Yes the pull-ups on the JTAG input pins will make it inactive when not driven.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

JTAG on FPGA connected to PMOD

2 participants